Fig: Gate realization of a half adder and construction of a full adderFig: Four cascaded full adders and their compact parallel-adder symbolFig: Four-bit CLA: propagate/generate formation, parallel carry logic and sum gatesFig: Four-bit adder-subtractor with mode-controlled complementing of BFig: Single-digit BCD adder with conditional correction by six